JAN 2 3 2004 In Re Application of: Bakir, et al.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Confirmation No.: 2719

Group Art Unit: 2833

Serial No.: 10/647,703

Examiner: To be assigned

Filed: August 25, 2003

Docket No.: 62020-1260

For: DUAL-MODE/FUNCTION OPTICAL AND ELECTRICAL INTERCONNECTS, METHODS OF FABRICATION THEREOF, AND METHODS OF USE THEREOF

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Sir:

This information disclosure statement is filed in accordance with 37 C.F.R. §§ 1.56, 1.97, and 1.98, and specifically:

	11110 1111	.				
	\boxtimes	under 37 CFR 1.97(b), or (within Three months of filing national application; or date of entry of international application; or before mailing date of first office action on the merits; whichever occurs last)				
		under 37 CFR 1.97(c) together with either a: Statement Under 37 C.F.R. 1.97(e), or a \$180.00 fee under 37 CFR 1.17(p), or (After the CFR 1.97(b) time period, but before the final office action or notice of allowance, whichever occurs first)				
		under 37 CFR 1.97(d) together with a: Statement under 37 CFR 1.97(e), and a \$180.00 petition fee set forth in 37 CFR 1.17(p). (Filed after final office action or notice of allowance, whichever occurs first, but before payment of the issue fee)				
pendenc Commis	y of this	d is a check in the amount of \$ Please charge \$ to deposit account At any time during the application, please charge any fees required to Deposit Account 20-0778 pursuant to 37 CFR 1.25. The hereby requested to credit any overpayment to Deposit Account No. 20-0778.				
\boxtimes	(where r	nt(s) submit herewith Form PTO 1449A - Information Disclosure Statement by Applicant together with copies required) of patents, publications or other information of which applicant(s) are aware, which applicant(s) believe(s) may not be material to the examination of this application and for which there may be a duty to disclose in ance with 37 CFR 1.56. As required by 37 C.F.R. §1.98(a), a legible copy of each document is provided.				
	A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individual(s) designated in 37 CFR 1.56(c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on the form PTO 1449 and is enclosed herewith.					

The following rights are reserved by the Applicant(s): the right to establish the patentability of the claimed invention over any of the listed documents should they be applied as reference, and/or the right to prove that some of these documents may not be prior art, and/or the right to prove that some of these documents may not be enabling for the teachings they purport to offer.

This statement should not be construed as a representation that an exhaustive search has been made, or that information more material to the examination of the present application does not exist. Any statements or identifications regarding the relevance of any portion(s) of cited references should not be construed as a representation that the most relevant portion(s) have been identified, and the absence of such statements or identifications should not be construed as representations that there are no relevant portion(s). The Examiner is specifically requested not to rely solely on the materials submitted herewith. The Examiner is requested to conduct an independent and thorough review of the documents, and to form independent opinions as to their significance.

It is requested that the information disclosed herein be made of record in this application and that the Examiner initial and return a copy of the enclosed PTO-1449 to indicate the documents have been considered.

Respectfully Submitted,

THOMAS, KAYDEN, HORSTEMEYER

& RISLEY, L.L.P.

By:

Christopher B. Linder, Reg. No. 47,751

100 Galleria Parkway, Suite 1750 Atlanta, Georgia 30339-5948 770-933-9500

CERTIFIED MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as "First Class Mail," in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on January 20, 2004.

Page 1 of 3 Attorney Docket No. Serial No. Form PTO-1449 10/647,703 62020-1260 Applicant INFORMATION DISCLOSURE CITATION Bakir, et al. AN 2 3 2004 Filing Date Group (Use several sheets if necessary) 8/25/03 2833 BADEM U.S. PATENT DOCUMENTS Class Subclass Filing Date Name Item Document Date Examiner If Appropriate **Initials** Number 96.18 5/23/79 350 4/19/83 Gross Α 4,380,365 385 10/9/90 131 9/10/91 Blyler, Jr., et al. В 5,046,800 524 96 2/1/90 7/14/92 Feuerherd, et al. C 5,130,356 579 4/10/91 524 4/12/94 Kohara, et al. D 5,302,656 257 82 2/26/93 Katsuki, et al. 5,359,208 10/25/94 Ε 7/1/94 100 522 F 7/18/95 Ohkawa, et al. 5,454,196 6/9/92 525 332.1 Hosaka, et al. 10/31/95 G 5,462,995 2/22/93 359 819 5,581,414 12/3/96 Snyder Η 59 4/9/97 385 4/20/99 Vladic I 5,896,479 4/19/96 264 1.38 2/8/00 Buazza, et al. J 6,022,498 8/28/97 264 1.24 Lochhead, et al. K 3/21/00 6.039.897 FOREIGN PATENT DOCUMENTS Translation Subclass Country Class Date Document Number No Yes OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.) Chen, et al.; Fully Embedded Board-Level Guided-Wave Optoelectronic Interconnects; June, 2000; Proceedings of L IEEE, Vol. 88, No. 6; pp 780-793 Wiesmann, et al.; Singlemode Polymer Waveguides for Optical Backplanes; December 5, 1996; Electronics Letters, Vol. 32, No. 25; pp 2329-2330 Barry, et al.; Highly Efficient Coupling Between Single-Mode Fiber and Polymer Optical Waveguides; August, 1997; N IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B, Vol. 20, No. 3; pp 225-228 Lee, et al.; Fabrication of Polymeric Large-Core Waveguides for Optical Interconnects Using a Rubber Molding Process: January, 2000; IEEE Photonics Technology Letters, Vol. 12, No. 1; pp 62-64 Schmeider, et al.; Electro-Optical Printed Circuit Board (EOPCB); 2000 Electronic Components and Technoogy P Conference; pp 749-753 Mederer, et al.; 3Gb/s Data Transmission With GaAs VCSELs Over PCB Integrated Polymer Waveguides; September, 0 2001; IEEE Photonics Technology Letters, Vol. 13, No. 9; pp 1032-1034

* EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609. Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to the applicant.

EXAMINER'S SIGNATURE:

DATE CONSIDERED:

Form PTO-1449 OVERNATION DISCLOSURE CITATION					Attorney Docket No. 62020-1260		Serial No. 10/647,703			
					Applicant Bakir, et al.					
JAN 23 SI	JAN 2 3 7004 (Use several sheets if necess					Filing Date 8/25/03		Group 2833		
TRADE	MAR		U.S. PA	TENT DOCUMI	ENTS					
Examiner Initials	Item	Document Number	Date	Name		Class	Subclass	Filing Date If Appropriate		
	R	6,156,394	12/5/00	Schultz Yamasa	ki, et al.	427	536	4/17/98		
·	S	6,206,673	3/27/01	Lipscomb, et al.		425	174.4	5/30/95		
	Т	6,253,004	6/26/01	Lee, et al.		385	31.	7/9/99		
	U	6,259,567	7/10/01	Brown, et al.		359	668	11/23/98		
	V	6,262,414	7/17/01	Mitsuhashi		250	216	7/27/99		
	W	6,272,275	8/7/01	Cortright, et al.		385	129	6/25/99		
	X	6,281,508	8/28/01	Lee, et al.	Lee, et al.		396	2/8/99		
	Y	6,432,328	8/13/02	Hamanaka, et al.		264	1.36	1/10/01		
	Z	6,500,603	12/31/02	Shioda		430	321	11/9/00		
	AA									
	BB							<u> </u>		
	FOREIGN PATENT DOCUMENTS									
		Document Number	Date	Country		Class	Subclass	Translation		
								Yes N		
			D (E) ITO (I I	li A d - Tid	Doto Boutin	ant Pages et				
				ding Author, Title				27.242		
	CC	Schröder, et al.; Polyme								
	DD	Glukh, et al.; High performational Society for 4106; pp 1-11	ormance Polymer Optical Engineer	ic Materials for Waring, inear, Nonline	aveguide Applicar, and Power	cations; August Limiting Organ	i, 2000; SPIE nics, San Die	E - The ego, Volume		
	EE	Liu, et al.; Plastic VCSEL Array Packaging and High Density Polymer Waveguides for Board and Backplane Optical Interconnect; 1998; Electronic Components and Technology Conference; pp 999-1005								
	FF	Bakir, et al.; Sea of Dual Mode Polymer Pillar I/O Interconnections for Gigascale Integration; 2003; IEEE International Solid State Circuits Conference; 8 pages								
	GG	Beuret, et al.; Microfabre Electro Mechanical Syst	rication of 3D Mu ems, 1994, MEM	ultidirectional Incli IS'94, Proceedings,	ned Structure b IEEE Worksho	y UV lithograp op on January 2	hy and Elect 5-28, 1994;	roplating; Micr pp 81-85		
	нн	Wang, et al.; Studies on Technology Conference,	A Novel Flip-Cl 2001, Proceedin	nip Interconnect St gs, 51st, 29 May-1	ructure-Pillar E June 2001; pp	Sump; Electroni 945-949	ic Componer	nts and		

EXAMINER'S SIGNATURE:

Patent and Trademark Office; U. S. DEPARTMENT OF COMMERCE

DATE CONSIDERED:

Form PT	2 3 TNF RMATION DISCLOSURE CITATION (Use several sheets if necessary)				Attorney D 62020-1260 Applicant Bakir, et a Filing Date	10/6	Serial No. 10/647,703				
					8/25/03			2833			
		T	U.S. PAT	TENT DOCUMEN	VTS		1	1			
Examiner Initials	Item	Document Number	Date	Nai	ne	Class	Subclass	Filing Date If Appropriate			
	II				,						
	JJ							 			
	KK		FOREIGNI	A TEN IT DOOL IN	100 1000			<u> </u>			
	I	Γ_	1	PATENT DOCUM				<u> </u>			
		Document Number	Date	Country		Class	Subclass	Translation			
						<u> </u>		Yes	No		
								-			
	<u>[</u>	OTHER DOCUM	IENTS (Includ	ing Author, Title, I	Date, Pertinen	t Pages, etc	 c.)		L		
	LL Bakir, et al.; Sea of Polymer Pillars: Dual-Mode Electrical Optical Input/Output Interconnections; in Proc. Interconnect Technology Conference; pp. 77-79; 2003							roc. of Int.			
	MM	Bakir, et al.; Sea of Polymer Pillars: Compliant Wafer-Level Electrical-Optical Chip I/O Interconnections; IEEE Photonics Technology Letters, Vol. 15, No. 11, November 2003; pp 1567-1569									
	NN	Bakir, et al.; Optical Trans Technology Letters, Vol. 1			r Pillars for Chip I/O Optical Interconnections; IEEE Photonics 004; pp 117-119						
	00	Chandrasekhar, et al.; Modeling and Characterization of the Polymer Stud Grid Array (PSGA) Package: Electrical, Thermal and Thermo-Mechanical Qualification; IEEE Transactions on Electronics Packaging Manufacturing, Vol. 26, No. 1, January 2003; pp 54-67									
							· · · · · · · · · · · · · · · · · · ·				
		nitial if citation considered, what considered. Include copy of t				Draw line th	rough citation	if not in			
		GNATURE:			E CONSIDERE	D:	-				

Patent and Trademark Office; U. S. DEPARTMENT OF COMMERCE